## Dual Micropower, Zero-Drift, RRIO Operationar Amplifiers

## ISL28233I

The ISL28233IUZ is a dual micropower, zero-drift operational amplifier that is optimized for single and dual supply operation from 1.65 V to 5.5 V and $\pm 0.825 \mathrm{~V}$ to $\pm 2.75 \mathrm{~V}$. The low supply current of $18 \mu \mathrm{~A}$ and wide input range enable the ISL28233IUZ to be an excellent general purpose op amp for a range of applications. The ISL28233IUZ is ideal for handheld devices that operate off 2 AA or single Li-ion batteries.

The ISL28233IUZ is available in an industry standard pinout 8 Ld MSOP package. It operates over the temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Features

- Low Input Offset Voltage . . . . . . . . . . . $8 \mu \mathrm{~V}$, Max.
- Low Offset Drift . . . . . . . . . . . . . $0.06 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, Max
- Quiescent Current (Per Amplifier) . . . . . 18 $\mu \mathrm{A}$, Typ.
- Single Supply Range . . . . . . . . . +1.65 V to +5.5 V
- Dual Supply Range . . . . . . . . $\pm 0.825 \mathrm{~V}$ to $\pm 2.75 \mathrm{~V}$
- Low Noise ( 0.01 Hz to 10 Hz ) . . . . . . $1.1 \mu \mathrm{~V}_{\mathrm{P}-\mathrm{P},}$ Typ.
- Rail-to-Rail Inputs and Output
- Input Bias Current . . . . . . . . . . . . . 110pA, Max.
- Operating Temperature Range . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Applications

- Bi-Directional Current Sense
- Temperature Measurement
- Medical Equipment
- Electronic Weigh Scales
- Precision/Strain Gauge Sensor
- Precision Regulation
- Low Ohmic Current Sense
- High Gain Analog Front Ends


## Typical Application



BI-DIRECTIONAL CURRENT SENSE AMPLIFIER

## VOS vs TEMP



## Ordering Information

| PART NUMBER <br> (Note 3) | PART MARKING | PACKAGE <br> (Pb-Free) | PKG. <br> DWG. $\#$ |
| :--- | :--- | :--- | :--- |
| ISL28233IUZ (Note 2) | $8233 Z$ | 8 Ld MSOP | M8.118A |
| ISL28233IUZ-T7 (Notes 1, 2) | $8233 Z$ | 8 Ld MSOP | M8.118A |

NOTES:

1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL28233I. For more information on MSL please see techbrief TB363.

## Pin Configurations

ISL28233IUZ
( 8 LD MSOP)
TOP VIEW


## Pin Descriptions

| $\begin{aligned} & \text { ISL28233IUZ } \\ & \text { (8 Ld MSOP) } \end{aligned}$ | PIN NAME | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: |
| 3 | IN+_A | Non-inverting input | Circuit 1 |
| 5 | IN+_B |  |  |
|  | IN+_C |  |  |
|  | IN+_D |  |  |
| 4 | $V$ - | Negative supply |  |
| 2 | IN-_A | Inverting input | (See Circuit 1) |
| 6 | IN-_B |  |  |
|  | IN-_C |  |  |
|  | IN-_D |  |  |
| 1 | OUT_A | Output | Circuit 2 |
| 7 | OUT_B |  |  |
|  | OUT_C |  |  |
|  | OUT_D |  |  |
| 8 | V+ | Positive supply |  |

## Absolute Maximum Ratings

Max Supply Voltage V+ to V- . . . . . . . . . . . . . . . . . . . .6.5V Max Voltage VIN to GND . . . . . . (V- - 0.3V) to (V+ + 0.3V)V
Max Input Differential Voltage . . . . . . . . . . . . . . . . . . 6.5V
Max Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Max Voltage VOUT to GND (10s) . . . . . . . . . . . . . . . . $\pm 3.0 \mathrm{~V}$
ESD Tolerance
Human Body Model . . . . . . . . . . . . . . . . . . . . . . . 4000V
Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . 400V
Charged Device Model . . . . . . . . . . . . . . . . . . . . . 2000V
Latch-Up Passed Per JESD78B . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$

## Thermal Information

Thermal Resistance (Typical) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ 8 Ld MSOP (Notes 4, 5) . . . . . . . . $180 \quad 65$ Maximum Storage Temperature Range . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

## Operating Conditions

Temperature Range . . . . . . . . . . . . . . . . . . -40ㅇ

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTES:
4. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
5. For $\theta_{\mathrm{JC}}$, the "case temp" location is taken at the package top center.

Electrical Specifications $\quad \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{VCM}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, unless otherwise specified.
Boldface limits apply over the operating temperature range,
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN <br> (Note 6) | TYP | MAX <br> (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## DC SPECIFICATIONS

| V OS | Input Offset Voltage |  | -8 | $\pm 2$ | 8 | $\mu \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -11.9 | - | 11.9 | $\mu \mathrm{V}$ |
| TCV ${ }_{\text {OS }}$ | Input Offset Voltage Temperature Coefficient |  | -0.06 | 0.02 | 0.06 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IOS | Input Offset Current |  | - | 1 | - | pA |
| TCIOS | Input Offset Current Temperature Coefficient |  | - | 0.11 | - | pA/ $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | -110 | $\pm 30$ | 110 | pA |
|  |  |  | -110 | - | 110 | pA |
| $\mathrm{TCI}_{\mathrm{B}}$ | Input Bias Current Temperature Coefficient |  | - | 0.49 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Common Mode Input Voltage Range |  | $\mathrm{V}+=5.0 \mathrm{~V}, \mathrm{~V}-=\mathrm{GND}$ | -0.1 | - | 5.1 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{VCM}=-0.1 \mathrm{~V}$ to 5.1 V | 118 | 125 | - | dB |
|  |  |  | 115 |  | - | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{Vs}=1.65 \mathrm{~V}$ to 5.5 V | 110 | 138 | - | dB |
|  |  |  | 110 |  | - | dB |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage Swing, High | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 4.965 | 4.981 | - | V |
| $\mathrm{V}_{\text {OL }}$ | Output Voltage Swing, Low |  |  | 18 | 35 | mV |
| $\mathrm{A}_{\text {OL }}$ | Open Loop Gain | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ |  | 174 | - | dB |
| $\mathrm{V}_{+}$ | Supply Voltage | Guaranteed by PSRR | 1.65 | - | 5.5 | V |
| IS | Supply Current, Per Amplifier | $\mathrm{R}_{\mathrm{L}}=$ OPEN | - | 18 | 25 | $\mu \mathrm{A}$ |
|  |  |  | - | - | 35 | $\mu \mathrm{A}$ |
| ISC+ | Output Source Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=$ Short to ground or $\mathrm{V}+$ | 13 | 17 | 26 | mA |
| ISC- | Output Sink Short Circuit Current |  | -26 | -19 | -13 | mA |

Electrical Specifications $\quad \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{VCM}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, unless otherwise specified. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 6) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 6) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| GBWP | Gain Bandwidth Product $\mathrm{f}=50 \mathrm{kHz}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=100, \mathrm{R}_{\mathrm{F}}=100 \mathrm{k} \Omega, \\ & \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{CM}} \end{aligned}$ | - | 400 | - | kHz |
| $\mathrm{e}_{\mathrm{N}} \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ | Peak-to-Peak Input Noise Voltage | $\mathrm{f}=0.01 \mathrm{~Hz}$ to 10 Hz | - | 1.1 | - | $\mu \mathrm{V}$ P-P |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage Density | $\mathrm{f}=1 \mathrm{kHz}$ | - | 65 | - | $\underset{)}{\mathrm{nV} / \sqrt{ }(\mathrm{Hz}}$ |
| ${ }^{\mathrm{i}} \mathrm{N}$ | Input Noise Current Density | $\mathrm{f}=1 \mathrm{kHz}$ | - | 72 | - | $\mathrm{fA} / \sqrt{ }(\mathrm{Hz})$ |
|  |  | $\mathrm{f}=10 \mathrm{~Hz}$ | - | 79 | - | $\mathrm{fA} / \sqrt{ }(\mathrm{Hz})$ |
| $\mathrm{C}_{\text {in }}$ | Differential Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ | - | 1.6 | - | pF |
|  | Common Mode Input Capacitance |  | - | 1.12 | - | pF |
| TRANSIENT RESPONSE |  |  |  |  |  |  |
| SR | Positive Slew Rate | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ to $4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | - | 0.2 | - | V/us |
|  | Negative Slew Rate |  | - | 0.1 | - | V/ $/$ s |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$, Small Signal | Rise Time, $\mathrm{tr}_{\text {r }} 10 \%$ to $90 \%$ | $\begin{aligned} & A_{V}=+1, V_{\text {OUT }}=0.1 V_{P-P}, \\ & R_{F}=0 \Omega, R_{L}=10 \mathrm{k} \Omega, \\ & C_{L}=1.2 \mathrm{pF} \end{aligned}$ | - | 1.1 | - | $\mu \mathrm{s}$ |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} 10 \%$ to $90 \%$ |  | - | 1.1 | - | $\mu \mathrm{S}$ |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ Large Signal | Rise Time, $\mathrm{t}_{\mathrm{r}} 10 \%$ to $90 \%$ | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \\ & \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF} \end{aligned}$ | - | 8 | - | $\mu \mathrm{s}$ |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} 10 \%$ to $90 \%$ |  | - | 10 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{s}}$ | Settling Time to $0.1 \%, 2 V_{\text {P-P }}$ Step | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=0 \Omega, \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF} \end{aligned}$ | - | 35 | - | $\mu \mathrm{s}$ |
| trecover | Output Overload Recovery Time, Recovery to $90 \%$ of output saturation | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \mathrm{R}_{\mathrm{F}}=10 \mathrm{k} \Omega, \\ & \mathrm{R}_{\mathrm{L}}=\text { Open, } \mathrm{C}_{\mathrm{L}}=3.7 \mathrm{pF} \end{aligned}$ | - | 10.5 | - | $\mu \mathrm{s}$ |

## NOTE:

6. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Typical Performance Curves
$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open, $\mathrm{T}=+25^{\circ} \mathrm{C}$, unless otherwise specified.


FIGURE 1. INPUT OFFSET VOLTAGE vs SUPPLY VOLTAGE


FIGURE 3. Vos vs TEMPERATURE


FIGURE 5. MEDIAN $I_{B-}$ vs TEMPERATURE


FIGURE 2. Vos vs TEMPERATURE


FIGURE 4. MEDIAN $I_{B+}$ vs TEMPERATURE


FIGURE 6. MEDIAN IOS vs SUPPLY VOLTAGE vs TEMPERATURE

Typical Performance Curves
$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open, $\mathrm{T}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 7. MEDIAN SUPPLY CURRENT vs TEMPERATURE vs SUPPLY VOLTAGE


FIGURE 9. SUPPLY CURRENT vs TEMPERATURE


FIGURE 11. INPUT NOISE VOLTAGE DENSITY vs FREQUENCY


FIGURE 8. SUPPLY CURRENT vs TEMPERATURE


FIGURE 10. INPUT NOISE VOLTAGE 0.1 Hz TO 10 Hz


FIGURE 12. INPUT NOISE CURRENT DENSITY vs FREQUENCY

## Typical Performance Curves

$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open, $\mathrm{T}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 13. FREQUENCY RESPONSE vS OPEN LOOP GAIN, $R_{L}=10 \mathrm{k} \Omega$


FIGURE 15. GAIN vs FREQUENCY vs $R_{L}, V_{S}= \pm 0.8 \mathrm{~V}$


FIGURE 17. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES $\mathbf{R}_{\mathbf{f}} / \mathbf{R}_{\mathbf{g}}$


FIGURE 14. FREQUENCY RESPONSE vs OPEN LOOP GAIN, $R_{L}=10 \mathrm{M} \Omega$


FIGURE 16. GAIN vs FREQUENCY vs $R_{L}, V_{S}= \pm 2.5 V$


FIGURE 18. GAIN vs FREQUENCY vs VOUT, $R_{L}=$ OPEN

## Typical Performance Curves

$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open, $\mathrm{T}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 19. FREQUENCY RESPONSE vs CLOSED LOOP GAIN


FIGURE 20. GAIN vs FREQUENCY vs SUPPLY VOLTAGE


FIGURE 21. GAIN vs FREQUENCY vs $C_{L}$


FIGURE 22. CMRR vs FREQUENCY, $V_{S}= \pm 2.5 \mathrm{~V}$


FIGURE 23. PSRR vs FREQUENCY, $\mathbf{V}_{\mathbf{S}}= \pm 2.5 \mathrm{~V}$

## Typical Performance Curves

$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open, $\mathrm{T}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 24. PSRR vs FREQUENCY, $\mathbf{V}_{\mathbf{S}}= \pm 0.8 \mathrm{~V}$


FIGURE 26. PSRR vs TEMPERATURE


FIGURE 28. LARGE SIGNAL STEP RESPONSE (1V)


FIGURE 25. CMRR vs TEMPERATURE


FIGURE 27. LARGE SIGNAL STEP RESPONSE (4V)


FIGURE 29. SMALL SIGNAL STEP RESPONSE (100mV)

## Typical Performance Curves

$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open, $\mathrm{T}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 30. $\mathbf{V}_{\text {OH }}$ vs TEMPERATURE


FIGURE 32. CROSSTALK vs FREQUENCY, $\mathbf{v}_{\mathbf{S}}= \pm 0.8 \mathrm{~V}$


FIGURE 34. TCIOS HISTOGRAM


FIGURE 31. $\mathbf{V}_{\text {OL }}$ vs TEMPERATURE


FIGURE 33. CROSSTALK vs FREQUENCY, $\mathbf{v}_{\mathbf{S}}= \pm \mathbf{2 . 5 V}$


FIGURE 35. TCIb HISTOGRAM

## Typical Performance Curves

$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open, $\mathrm{T}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)


FIGURE 36. TCV ${ }_{\text {OS }}$ HISTOGRAM


FIGURE 38. $\mathbf{I}_{\mathbf{B}+}$ vs $\mathbf{V}_{\mathbf{C M}}$


FIGURE 37. Ios vs $\mathbf{V}_{\mathbf{C M}}$


FIGURE 39. $\mathbf{I}_{\mathbf{B}}$ vs $\mathbf{V}_{\mathbf{C M}}$


FIGURE 40. $V_{\text {OS }}$ vs $\mathbf{V}_{\text {CM }}$


FIGURE 41. ISL28233IUZ FUNCTIONAL BLOCK DIAGRAM

## Applications Information

## Functional Description

The ISL28233IUZ uses a proprietary chopper-stabilized technique (see Figure 41) that combines a 400 kHz main amplifier with a very high open loop gain (174dB) chopper amplifier to achieve very low offset voltage and drift ( $2 \mu \mathrm{~V}, 0.02 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ typical) while consuming only $18 \mu \mathrm{~A}$ of supply current per channel.
This multi-path amplifier architecture contains a time continuous main amplifier whose input DC offset is corrected by a parallel-connected, high gain chopper stabilized DC correction amplifier operating at 100 kHz . From DC to $\sim 5 \mathrm{kHz}$, both amplifiers are active with DC offset correction and most of the low frequency gain is provided by the chopper amplifier. A 5 kHz crossover filter cuts off the low frequency amplifier path leaving the main amplifier active out to the 400 kHz gain-bandwidth product of the device.

The key benefits of this architecture for precision applications are very high open loop gain, very low DC offset, and low $1 / \mathrm{f}$ noise. The noise is virtually flat across the frequency range from a few millihertz out to 100 kHz , except for the narrow noise peak at the amplifier crossover frequency ( 5 kHz ).

## Rail-to-rail Input and Output (RRIO)

The RRIO CMOS amplifier uses parallel input PMOS and NMOS that enable the inputs to swing 100 mV beyond either supply rail. The inverting and non-inverting inputs do not have back-to-back input clamp diodes and are capable of maintaining high input impedance at high differential input voltages. This is effective in eliminating output distortion caused by high slew-rate input signals.
The output stage uses common source connected PMOS and NMOS devices to achieve rail-to-rail output drive capability with 17 mA current limit and the capability to swing to within 20 mV of either rail while driving a $10 \mathrm{k} \Omega$ load.

## IN+ and IN- Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. For applications where either input is expected to
exceed the rails by 0.5 V , an external series resistor must be used to ensure the input currents never exceed 20mA (see Figure 42).


FIGURE 42. INPUT CURRENT LIMITING

## Layout Guidelines for High Impedance Inputs

To achieve the maximum performance of the high input impedance and low offset voltage of the ISL28233IUZ, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board. The use of guard rings around the amplifier inputs will further reduce leakage currents. Figure 43 shows how the guard ring should be configured. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. By setting the guard ring voltage equal to the voltage at the non-inverting input, parasitic capacitance is minimized as well.


FIGURE 43. USE OF GUARD RINGS TO REDUCE

High Gain, Precision DC-Coupled Amplifier

The circuit in Figure 44 implements a single-stage DC-coupled amplifier with an input DC sensitivity of under 100 nV that is only possible using a low VOS amplifier with high open loop gain. High gain DC
amplifiers operating from low voltage supplies are not practical using typical low offset precision op amps. For example, the typical $\pm 100 \mu \mathrm{~V} \mathrm{~V}_{\text {OS }}$ and offset drift $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ of a low offset op amp would produce a DC error of $>1 \mathrm{~V}$ with an additional $5 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ of temperature dependent error making it difficult to resolve DC input voltage changes in the mV range.
The $\pm 8 \mu \mathrm{~V}$ max $\mathrm{V}_{\mathrm{OS}}$ and $0.06 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ of the ISL28233IUZ produces a temperature stable maximum DC output error of only $\pm 80 \mathrm{mV}$ with a maximum temperature drift of $0.06 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. The additional benefit of a very low $1 / \mathrm{f}$ noise corner frequency and some feedback filtering enables DC voltages and voltage fluctuations well below 100 nV to be easily detected with a simple single stage amplifier.


FIGURE 44. HIGH GAIN, PRECISION DC-COUPLED AMPLIFIER

## ISL28233IUZ SPICE Model

Figure 45 shows the SPICE model schematic and Figure 46 shows the net list for the ISL28233IUZ SPICE model. The model is a simplified version of the actual device and simulates important parameters such as noise, Slew Rate, Gain and Phase. The model uses typical parameters from the "Electrical Specifications Table" on page 4. The poles and zeroes in the model were determined from the actual open and closed-loop gain and phase response. This enables the model to present an accurate AC representation of the actual device. The model is configured for ambient temperature of $+25^{\circ} \mathrm{C}$.

Figures 47 through 54 show the characterization vs simulation results for the Noise Density, Frequency Response vs Close Loop Gain, Gain vs Frequency vs CL and Large Signal Step Response (4V).

## LICENSE STATEMENT

The information in this SPICE model is protected under the United States copyright laws. Intersil Corporation hereby grants users of this macro-model hereto referred to as "Licensee", a nonexclusive, nontransferable licence to use this model as long as the Licensee abides by the terms of this agreement. Before using this macro-model, the Licensee should read this license. If the Licensee does not accept these terms, permission to use the model is not granted.
The Licensee may not sell, loan, rent, or license the macro-model, in whole, in part, or in modified form, to anyone outside the Licensee's company. The Licensee may modify the macro-model to suit his/her specific applications, and the Licensee may make copies of this macro-model for use within their company only.

This macro-model is provided "AS IS, WHERE IS, AND WITH NO WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUY NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE."
In no event will Intersil be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of this macro-model. Intersil reserves the right to make changes to the product and the macro-model without prior notice.


FIGURE 45. SPICE CIRCUIT SCHEMATIC

* Revision B, April 2009
* AC characteristics, Voltage Noise
*Copyright 2009 by Intersil Corporation
*Refer to data sheet "LICENSE STATEMENT" Use of
*this model indicates your acceptance with the
 *
*Voltage Noise

| D_DN1 | 102101 DN |
| :--- | :--- |
| D_DN2 | 104103 DN |
| R_R21 | 0101120 k |
| R_R22 | 0103120 k |
| E_EN | 831011031 |
| V_V15 | 10200.1 Vdc |
| V_V16 | 10400.1 Vdc |


| *Input Stage |  |
| :---: | :---: |
| C_Cin1 | 80 0.4p |
| C_Cin2 | 20 2.0p |
| R_R1 | 91010 |
| R_R2 | 101110 |
| R_R3 | 412100 |
| R_R4 | 413100 |
| M_M1 | 12899 pmosisil |
| + L=50u |  |
| $+\mathrm{W}=50 \mathrm{u}$ |  |
| M_M2 | 1321111 pmosisil |
| $+\bar{L}=50 \mathrm{u}$ |  |
| + W=50u |  |
| I_I1 | 47 DC 92uA |
| I_I2 | 710 DC 100uA |

*Gain stage
G_G1 4 VV2 13120.0002
G_G2 7 VV2 13120.0002
R_R5 4 VV 2 1.3Meg
R_R6 VV2 7 1.3Meg
D_D1 414 DX
D_D2 157 DX
V_V3 VV2 140.7 Vdc
*_V4 15 VV 20.7 Vdc
*SR limit first pole

| G_G3 | 4 VV3 VV2 161 |
| :--- | :--- |
| G_G4 | 7 VV3 VV2 161 |
| R_R7 | 4 VV3 1meg |
| R_R8 | VV3 7 1meg |
| C_C1 | VV3 7 12u |


| C_C2 | 4 VV 3 12u |
| :---: | :---: |
| D_D3 | 417 DX |
| D_D4 | 187 DX |
| V_V5 | VV3 170.7 Vdc |
| V_V6 | 18 VV 30.7 Vdc |
| * |  |
| *Zero/Pole |  |
| E_E1 | 164740.5 |
| G_G5 | 4 VV4 VV3 160.000001 |
| G_G6 | 7 VV4 VV3 160.000001 |
| L_L1 | 207 0.3H |
| R_R12 | 2072.5 meg |
| R_R11 | VV4 20 1meg |
| L_L2 | 4190.3 H |
| R_R9 | 4192.5 meg |
| R_R10 | 19 VV 41 meg |
| *Pole |  |
| G_G7 | 4 VV5 VV4 160.000001 |
| G_G8 | 7 VV5 VV4 160.000001 |
| C_C3 | VV5 7 0.12p |
| C_C4 | 4 VV5 0.12p |
| R_R13 | 4 VV5 1meg |
| R_R14 | VV5 7 1meg |
| * |  |
| *Output Stage |  |
| G_G9 | 2146 VV5 0.0000125 |
| G_G10 | 224 VV5 60.0000125 |
| D_D5 | 421 DY |
| D_D6 | 422 DY |
| D_D7 | 721 DX |
| D_D8 | 722 DX |
| R_R15 | 468 k |
| R_R16 | 67 8k |
| G_G11 | 64 VV5 $4-0.000125$ |
| G_G12 | 767 VV5-0.000125 |

.model pmosisil pmos ( $\mathrm{kp}=16 \mathrm{e}-3 \mathrm{vto}=10 \mathrm{~m}$ )
.model $D N D(K F=6.4 \mathrm{E}-16 \mathrm{AF}=1)$
.MODEL DX D(IS=1E-18 Rs=1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28233

FIGURE 46. SPICE NET LIST

Characterization vs Simulation Results


FIGURE 47. CHARACTERIZED INPUT NOISE VOLTAGE DENSITY vs FREQUENCY


FIGURE 49. CHARACTERIZED FREQUENCY RESPONSE vs CLOSED LOOP GAIN


FIGURE 51. CHARACTERIZED GAIN vs FREQUENCY vs $C_{L}$


FIGURE 48. SIMULATED INPUT NOISE VOLTAGE DENSITY vs FREQUENCY


FIGURE 50. SIMULATED FREQUENCY RESPONSE vs CLOSED LOOP GAIN


FIGURE 52. SIMULATED GAIN vs FREQUENCY vs $\mathbf{C}_{\mathbf{L}}$

## Characterization vs Simulation Results (Continued)



FIGURE 53. CHARACTERIZED LARGE SIGNAL STEP RESPONSE (4V)


FIGURE 54. SIMULATED LARGE SIGNAL STEP RESPONSE (4V)

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION | CHANGE |
| :---: | :---: | :--- |
| $10 / 8 / 11$ | FN6942.2 | Removed "UZ" from Device number top of all pages. |
| $8 / 23 / 10$ | FN6942.1 | Removed all ISL28433 device information from data sheet. <br> Stamped not recommended for new designs since these parts are going to be obsolete. <br> Recommended replacement part ISL28233FUZ. |
| $3 / 25 / 10$ | FN6942.0 | Initial Release. |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL28233I

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product tree
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

M8.118A
8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP) Rev 0, 9/09


TOP VIEW


SIDE VIEW 1


TYPICAL RECOMMENDED LAND PATTERN


DETAIL "X"

NOTES:

1. Dimensions are in millimeters.
2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSE Y14.5m-1994.
3. Plastic or metal protrusions of $\mathbf{0 . 1 5 m m}$ max per side are not included.
4. Plastic interlead protrusions of 0.25 mm max per side are not included.
5. Dimensions "D" and "E1" are measured at Datum Plane "H".
6. This replaces existing drawing \# MDP0043 MSOP 8L.

[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

